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Abstract— Resistive switching memory (RRAM) features many
optimal properties for future memory applications that make
RRAM a strong candidate for storage-class memory and embed-
ded nonvolatile memory. This paper addresses the cycling-
induced degradation of RRAM devices based on a HfO2
switching layer. We show that the cycling degradation results
in the decrease of several RRAM parameters, such as the
resistance of the low-resistance state, the set voltage Vset, the
reset voltage Vreset, and others. The degradation with cycling
is further attributed to enhanced ion mobility due to defect
generation within the active filament area in the RRAM device.
A distributed-energy model is developed to simulate the degrada-
tion kinetics and support our physical interpretation. This paper
provides an efficient methodology to predict device degradation
after any arbitrary number of cycles and allows for wear leveling
in memory array.
Index Terms— Cycling-induced degradation, distributed-
energy model, enhanced ion mobility, resistive switching
memory (RRAM).
I. INTRODUCTION
RESISTIVE switching memory (RRAM) attracts broadinterests due to the high-speed operation [1], low-power
consumption [2], [3], and nonvolatile retention [4], thus serv-
ing as a promising candidate for storage-class memory [5]
and embedded nonvolatile memory [6]. To explore the
applications of RRAM, switching variability [7], [9], [10],
resistance fluctuation [11]–[13], and cycling endurance fail-
ure [14]–[16] need to be addressed and understood. It was
shown that the endurance failure of bipolar RRAM is
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usually dictated by negative set, or breakdown during the
reset process [16]. The cycling endurance was shown to be
controlled by the largest voltage Vstop applied during the
negative reset pulse. However, the RRAM device degrada-
tion during cycling before the endurance failure is far less
understood.
This paper studies the cycling-induced degradation of HfO2
RRAM device arranged in a one-transistor/one-resistor (1T1R)
structure. We show that the cycling degradation leads to a
decrease of several RRAM parameters, such as the resistance
of the low-resistance state (LRS), the set voltage Vset, the reset
voltage Vreset, and the corner voltage Vcorner, defined as the
voltage for which the switching speed becomes comparable
with the inherent RC delay time in the 1T1R structure. The
decrease of Vcorner with the number of cycles NC provides
evidence for an enhancement of ion migration mobility with
degradation. The increased ion mobility can be attributed to
the decrease of energy barrier EA0 for defect migration in
the switching region. We show that Vstop controls the cycling
degradation rate as well as the endurance failure in our devices.
The degradation effects are quantitatively explained by an
Arrhenius-driven distributed-energy model, and our results
suggest that Vreset and LRS resistance can serve as degradation
monitor and endurance failure predictor for wear out leveling
within the memory circuit.
A preliminary report of cycling degradation in HfO2 RRAM
was previously presented [17]. In this paper, we extend the
previous report by elucidating the physical model for degrada-
tion based on the thermally activated defect generation mech-
anisms with distributed energy. We also evidence and support
the capability to monitor degradation by tracking the reset
voltage Vreset or the LRS resistance R. This methodology may
enable stress-aware methods to predict and anticipate device
failure in the memory array.
II. EXPERIMENTAL SAMPLES AND SETUP
We characterized the RRAM devices consisting of a TiN
bottom electrode, a Ti top electrode (TE) serving as an oxygen
exchange layer, and an amorphous Si-doped HfO2 switching
layer [16]. The device size was 40 nm, and the HfO2 thickness
was 10 nm [16]. More details about the device stack in our
samples can be found in [18]. As schematically shown in
Fig. 1(a), the 1T1R structure was used for on-chip control
of the switching processes. The transistor size in our test
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Fig. 1. Schematic of (a) 1T1R structure of our samples and (b) measured
I–V curve during one cycle indicating LRS, HRS, and the definition of
parameters Vset, Vreset, Ireset, and Vstop. The pulsewidth was tP = 1 μs and
the compliance current was IC = 50 μA.
structures was W/L = 3/1.45 μm, while the gate dielectric
thickness was 15 nm. During the set transition, the current
flowing in the RRAM element was limited to a maximum
compliance current IC = 50 μA by proper tuning of the
transistor gate voltage, thus allowing to control the size of the
conductive filament (CF) [19]. The gate voltage was adjusted
to a larger value during the reset pulse to minimize the
transistor resistance for minimum voltage drop. The large gate
voltage during reset also helped keeping the forward bias at
the transistor substrate-drain junction low enough to prevent
excessive diode current.
To conduct the cycling experiment, an arbitrary waveform
generator was used to apply voltage pulses to the TE of the
device and to the transistor gate, while the voltage (V ) and
current (I ) during set and reset cycles were monitored in
real time by a digital oscilloscope [16]. The transistor source
was connected to ground during all experiments. The bipolar
voltage pulses applied to the TE during one cycle include
a positive triangular pulse of voltage (VTE = 2.4 V) for set
transition, and a negative triangular pulse of voltage Vstop for
reset transition, resulting in a typical I–V curve as shown
in Fig. 1(b). In addition, positive and negative pulse with
voltage (VTE = 0.5 and −0.5 V) were applied for reading
the LRS and high-resistance state (HRS) after set and reset
transition, respectively. The read voltage polarity was chosen
to minimize possible disturbs to the programmed state. As the
read voltage was much smaller than set/reset voltages, we
expect no impact of the read condition (read voltage amplitude
and polarity) on cycling and degradation. The pulsewidth
tP was fixed to 1 μs for all applied pulses. The abrupt
increase of current takes place at positive set voltage Vset,
indicating the formation of a CF in correspondence of the set
transition from HRS to LRS. On the other hand, the filament
was dissolved under negative voltage, as evidenced by a more
gradual reset transition from LRS to HRS starting from the
reset voltage Vreset. The current in correspondence of the reset
transition is referred to as the reset current Ireset .
III. DEPENDENCE ON THE NUMBER OF CYCLES
We studied the degradation dependence on cycle number by
the cycling experiments, where we monitored all I–V curves
in real time. Fig. 2(a) shows the measured resistance R for
LRS and HRS as a function of the number of cycles NC
Fig. 2. (a) Measured R for HRS and LRS and (b) median switching
voltages Vset and |Vreset | as a function of NC . Endurance failure takes place at
NC ≈ 2.5×104 due to the collapse of R window induced by negative set. LRS
resistance, Vset, and |Vreset | all decrease with NC due to the cycling-induced
degradation before failure.
Fig. 3. Cumulative distributions of (a) measured R for LRS resistance and
(b) corresponding Ireset at increasing NC . Note the distribution tails at low R
and high Ireset , which increase with cycling due to the device degradation.
for a typical cycling experiment at Vstop = −1.85 V. Data
in Fig. 2(a) refer to a single device at increasing cycles,
although other samples showed the same qualitative behavior.
The resistance window is about 10× between LRS and HRS
until failure takes place at NC ≈ 2.5 × 104. Failure appears as
a sudden collapse of the LRS and HRS resistances to an inter-
mediate state. In our previous work, we evidenced that failure
is due to negative set, namely, a breakdown process taking
place during the reset operation under negative voltage, where
the resistance increases abruptly after reset [16]. Although
other failure processes have been reported in the literature,
such as stuck set and stuck reset states [14], [20], we always
detected negative set as the failure event in our devices [16].
Even before failure, however, LRS resistance clearly decreases
during the whole lifetime of the RRAM device, as evidenced
by the median lines of R in Fig. 2(a). On the other hand,
HRS resistance remains approximately constant before failure.
Fig. 2(b) shows the median Vset and |Vreset| as a function
of NC : Vset decreases from 1.65 to 1.45 V, while |Vreset|
decreases from 1.25 to 1.05 V.
To better understand the device degradation phenomena, we
plot the cumulative distributions of LRS resistance at increas-
ing NC in Fig. 3(a). To guarantee a suitable statistical signif-
icance, each distribution contains the value measured within
103 switching cycles. For instance, for NC = 103, we collected
data from NC = 500 to NC = 1500. Similarly, for NC = 104,
we collected data from NC = 9500 to NC = 10 500.
Results show that the median value of R decreases with NC ,
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Fig. 4. Measured and calculated I–V curves corresponding to cycles
in (a) main part of the distribution and in (b) distribution tail of Fig. 3 and
layout of the 1T1R structure evidencing the parasitic capacitance CP (c).
Calculations (solid lines) agree well with the measured I–V curve (symbols).
Cycles in the tail correspond to set at high Vset inducing current overshoot
and a resulting low R and high Ireset .
as expected from Fig. 2(a). Most importantly, distributions
show increasing tails for increasing NC at low R, further
supporting the device degradation. Fig. 3(b) shows the dis-
tributions of Ireset for the same cycles of Fig. 3(a): tails at
high current occur in correspondence of low R tails, since a
high Ireset is needed to dissolve the relatively large CF in the
low R tail.
Fig. 4(a) and (b) shows the I–V curves collected for the
same cells in the main part, corresponding to 50% (median)
percentile [Fig. 4(a)], and in the tail [Fig. 4(b)] of the dis-
tribution. The median I–V curve shows a standard switching
behavior with Ireset ≈ IC [19]. On the other hand, the tail I–V
curve shows a larger Vset, which is due to a deep HRS with
high resistance, and a corresponding low R and high Ireset as
a result of the current overshoot. In particular, the relatively
high Vset causes a current overshoot, which results in a rela-
tively low R and a correspondingly large Ireset > IC . Although
previous work has shown that much smaller overshoot effect
can be attained in integrated 1T1R as opposed to the wire-
bonded 1T1R structures [21], our data provide evidence
for the overshoot effect in integrated 1T 1R at particularly
high Vset. The current overshoot in the distribution tail can
be attributed to the parasitic capacitance CP [19], [21], [22]
in the 1T 1R structure in Fig. 4(c). Calculated I–V curves
in Fig. 4(a) and (b), which were obtained by an analytical
model for set/reset processes [23] with CP = 30 fF, closely
accounting for the measured characteristics. We estimate that
about 90% of CP is due to the metal routing in our test
structure, while the remaining 10% is contributed by the
transistor. Note that data in Fig. 4(b) do not allow to directly
evaluate the overshoot current during set transition, because we
measured the transistor current at the source side, which does
not include the capacitance discharge current [see Fig. 4(c)].
However, the overshoot current can be indirectly estimated by
noting that Ireset is roughly equal to the maximum current
during set transition; thus, we can argue that the overshoot
current is approximately 80 μA in Fig. 4(b).
To further support the above explanation of the tail behavior,
Fig. 5 shows the correlation plot of the LRS resistance R as
a function of Vset for NC ≈ 2 × 104. For the sake of clarity,
Fig. 5. Measured LRS resistance as a function of Vset, providing a
definition of Vcorner . As Vset varies due to stochastic switching, R shows two
different behaviors: for low Vset (region A), set transition is controlled by IC ;
thus, R remains independent of Vset. At high Vset (region B), the CP -induced
current overshoot takes place (see Fig. 4) as a result of the high switching
speed at high voltage, thus causing relatively low R and correspondingly
high Ireset .
only the average R is reported for each value of Vset con-
sidering 1000 consecutive cycles of a single RRAM device.
Here, Vset and R were changing as a result of cycle-to-cycle
variations, whereas NC and the corresponding degradation
state of the device can be considered approximately constant.
Two regions can be distinguished in the correlation plot,
namely, region A at low Vset and region B at relatively
high Vset. The resistance R in region A is approximately
constant and equal to the value expected from the compliance
current, namely, R ≈ VC/IC , where VC ≈ 1 V [19] as in the
I–V curve of Fig. 4(a). On the other hand, region B corre-
sponds to the distribution tails of Fig. 3, where R decreases
with Vset as a result of the parasitic overshoot. The LRS resis-
tance in region B is controlled by the parasitic capacitance CP
via the current overshoot as in Fig. 4(b). In region A, due
to the relatively small Vset, the set transition takes place on
a relatively long switching time tset; thus, CP is discharged
at relatively low current levels below the IC limit. Since tset
exponentially decreases at increasing Vset [24], [25], the set
transition takes place within a relatively short time at high Vset.
In this time frame, the current for the set transition is readily
supplied by the capacitance CP ; thus, the device current can
easily exceed the compliance current IC . Current overshoot
induces overgrowth of the CF, which is evidenced in the
distribution tails at low R and high Ireset in Fig. 3. The
difference between the regions A and B lies therefore in the
different switching speed, which is slower than the RC time
in A (tset > RC) and faster in B (tset < RC).
The different regimes in the R–Vset correlation plot allow
to define the corner voltage Vcorner, as the voltage mark-
ing the boundary between region A and B in Fig. 5. The
corner voltage can thus be defined as the voltage Vset for
which tset = RCP thus marking the onset of region B for
Vset > Vcorner. Based on its definition, Vcorner can be used as
an additional monitor of the switching properties of the device
and its degradation, similar to Vset and Vreset. Fig. 6(a) shows
the average Vset as a function of R for Vstop = −1.85 V and
increasing NC for a single RRAM device. As NC increases,
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Fig. 6. (a) LRS resistance as a function of Vset for increasing NC , and
(b) average Vcorner , Vset, and Vreset as a function of NC . The R–Vset
correlation indicates a decay of Vcorner with a corresponding broadening of
region B, hence of tails in Fig. 3, at increasing NC . Degradation leads to
a decrease of all the switching voltages, consistent with an increasing ion
mobility in the active region.
Fig. 7. Sketch of cycling-induced degradation effects for increasing NC .
At low NC , (a) CF size of normal switching is well controlled by IC in
region A, while (b) relatively large CF is obtained by CP -induced overshoot
in region B. As NC increases, (c) and (d) CF size in both region A and B,
respectively, become larger because of the higher density of defects,
e.g., oxygen vacancies, resulting in more migration paths and a correspond-
ingly higher ion migration mobility.
R decreases in region A, consistently with Fig. 3(a), while
Vcorner decreases, thus causing the widening of region B.
Fig. 6(b) shows Vcorner extracted from Fig. 6(a) as a function
of NC , compared with Vset and Vreset, all showing a decaying
behavior with NC . Due to the decrease of Vcorner, the RRAM
device becomes more subject to parasitic overshoot, which
thus accounts for the increasing tails at low R in Fig. 3(a).
Since Vcorner corresponds to a constant switching time, the
decrease of Vcorner provides evidence for the switching time
becoming increasingly short at a given voltage with increas-
ing NC , as also supported by the decay of Vset and Vreset. We
thus conclude that cycling degradation leads to a faster switch-
ing time, which we attribute to an enhanced ion migration.
IV. PHYSICAL INTERPRETATION AND MODEL
The cycling degradation phenomena in Figs. 2–6 are inter-
preted in terms of the defect generation model shown in Fig. 7.
Fig. 8. Sketch of (a) energy barrier E A for ion migration and (b) assumed
E A0 as a function of NC in our model for Vstop = −1.85 V.
Initially, relatively few defects are present in the active
CF area; thus, the CF remains relatively small in region A
[Fig. 7(a)], and larger in region B [Fig. 7(b)] as a result of the
capacitive current overshoot. During cycling, repeated set/reset
pulses cause the generation of additional defects (e.g., oxygen
vacancies), thus increasing the defect reservoir at the TE side.
The higher concentration of oxygen vacancies in the CF active
region also causes an enhanced ion mobility [26]. This can be
interpreted as the high oxygen vacancy concentration causing
enhanced oxygen self-diffusion and lower migration barrier,
which can be attributed to the larger available free space
for ion migration and the weakening of local oxygen-cation
bonds [26], [27]. As a result of the larger reservoir and
higher mobility, the CF size after set transition in region A is
increased after cycling in Fig. 7(c), thanks to the lower value
of VC , which reflects switching speed [19]. The larger CF in
region A accounts for the decrease of R in Figs. 2(a) and 3(a)
for LRS. In the presence of current overshoot at high Vset,
the enhanced switching speed and the consequent decrease
of Vcorner result in even larger CF and lower R in the
distribution tail in Fig. 7(d).
To model the degradation effects after cycling, we attributed
the cycling-enhanced ion mobility to a decrease of the
energy barrier E A0 controlling defect migration under an
applied voltage, as shown in Fig. 8(a). Here, the energy
barrier at a specific voltage is given by E A = E A0 − α qV,
where E A0 is the zero-voltage energy barrier and α is the
coefficient describing voltage-induced barrier lowering [19].
Fig. 8(b) shows the assumed dependence of E A0 on NC for
a reference stop voltage Vstop = −1.85 V: E A0 decreases
from 1.22 eV around 2 × 103 cycles to 0.95 eV around
2.5 × 104 cycles close to the failure. By introducing the
decreasing E A0 in our analytical switching model [23], we
simulated the I–V curves at increasing NC and extracted
LRS resistance R, Vset, and Vreset from the simulated
I–V curves. Fig. 9 shows the measured and calculated
I–V curves for NC = 1 after forming process [Fig. 9(a)]
and NC = 2 × 104 [Fig. 9(b)], indicating a decrease of Vset
and Vreset at increasing NC . The model can account for the
I–V curves and for its dependence on NC of the switching
parameters, thus supporting our interpretation of enhanced ion
migration in terms of decreased E A0.
The analytical model also allows to calculate the correlation
between LRS resistance and Vset, which we obtained by
repeating the simulation of the I–V curve at varying Vset,
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Fig. 9. Measured and calculated I–V curves for (a) NC = 1 and (b) 2×104.
Data indicate that cycling degradation causes a decrease of Vset , Vreset, and
LRS resistance, the latter causing an increase of Ireset .
Fig. 10. (a) Measured and calculated correlation between the LRS resistance
and Vset for increasing NC , and (b) measured and calculated Vset, Vreset,
Vcorner , and LRS resistance as a function of NC . Results in (a) and (b)
were obtained with a physics-based analytical model of RRAM [23] with
E A0 given in Fig. 8(b).
which was changed by assuming different initial values of
the gap length in the CF to mimic the statistical variability
of HRS in Fig. 5 [23]. Fig. 10(a) shows the measured and
calculated R as a function of Vset at increasing NC for
Vstop = −1.85 V, indicating that the decreasing E A0 in
our model can account for the decrease of Vcorner with
cycling. Fig. 10(b) shows the measured and calculated switch-
ing parameters, namely, Vcorner, Vset, |Vreset|, and R as a
function of NC for Vstop = −1.85 V. Simulation results
show that the model can well account for the decrease of the
switching parameters with NC , confirming the picture of an
enhanced ion migration rate induced by cycling, and support-
ing our model for the prediction of RRAM degradation during
cycling.
To further support our interpretation of RRAM degradation,
we measured Vset and Vreset at variable pulsewidth tP of the tri-
angular set/reset pulse for increasing NC . Fig. 11(a) schemat-
ically shows the pulse shape adopted for the experiments,
where the sequences of triangular set/reset pulses were applied,
and tP was changed to monitor the sweep-rate dependence
of the switching parameters. Fig. 11(b) shows the measured
Vset and |Vreset| as a function of tP for increasing NC . Both
set and reset voltages decrease with tP as a result of the time-
voltage dependence of RRAM switching phenomena [19].
In addition, Vset and |Vreset| decrease with increasing NC due
to degradation. Calculation results by our analytical model [23]
in Fig. 11(c) show a similar dependence on tP and NC , thus
further supporting the description of enhanced ion mobility by
a decreased E A0 in Figs. 7 and 8.
Fig. 11. Schematic illustration of the pulse shape for the experiments done
at (a) variable tP , (b) measured Vset and |Vreset| as a function of tP at
increasing NC and (c) corresponding calculation results.
V. DEPENDENCE ON Vstop
Previous studies indicate that Vstop, namely, the maximum
voltage in the negative reset operation, plays an important role
in controlling endurance lifetime [16]. As Vstop is increased,
the HRS increases, thus allowing to achieve a larger R window
with less variability. On the other hand, the cycling endurance
decreases with Vstop as a result of the negative set failure taking
place during the reset operation.
To study the impact of Vstop on cycling-induced degradation,
we analyzed the degradation of the switching parameters
during cycling at various Vstop. Fig. 12 shows the average
values of |Vreset| [Fig. 12(a)], Vcorner [Fig. 12(b)], and LRS
resistance [Fig. 12(c)] as a function of NC at the increasing
values of Vstop = −1.65, −1.75, −1.85, and −1.95 V. All the
parameters show an approximately linear decay with log(NC ),
where the slope of the decay increases with |Vstop|. We define
the degradation rate as the derivative of data in Fig. 12(a)–(c)
with respect to log(NC ). Fig. 12(d) reports the degradation rate
for |Vreset|, Vcorner, and R, showing that all the degradation
rates increase with |Vstop|. These results confirm the key role
of Vstop in controlling RRAM degradation and failure.
VI. MODELING OF Vstop-DEPENDENT DEGRADATION
To account for the degradation process taking place over
several decades of NC , we developed a model for the gen-
eration of defects with a distributed barrier ED , as shown
in Fig. 13(a). According to the model, defects are gener-
ated during set/reset cycling by a thermally activated process
across multiple energy barriers with continuously distributed
amplitude ED . The defects with small generation barrier ED
[e.g., well 1 in Fig. 13(a)] are generated initially in the cycling,
while the defects with high ED [e.g., well 4 in Fig. 13(a)] are
generated after a large NC . In the model, the defect generation
time τ obeys the Arrhenius law given by
τ = τ0e
E D
kT (1)
where τ0 is a preexponential constant (τ0 = 1 μs), T is the
local temperature in the CF region during set/reset, k is the
Boltzmann constant, and ED is a generic energy barrier within
uniform distribution in Fig. 13(a). As NC increases, the global
time in (1) increases, thus defects with relatively high energy
ED start being generated because of the relationship between
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Fig. 12. (a) Measured and calculated |Vreset|, (b) |Vcorner | and (c) LRS resistance as a function of NC at increasing Vstop, and (d) degradation rates
for all the switching parameters as a function of |Vstop|. Results indicate that Vstop accelerates the degradation rates, supporting the key role of Vstop in
RRAM degradation and failure.
generation time τ and energy barrier ED in (1). The time-
dependent defect distribution g(ED) is given by [28]
dg
dt
= 1 − g
τ
(2)
where t is the time measured during all the set/reset operations
and τ is given by (1). In fact, given the thermally activated
process described in (1), only the time during set and reset is
effective for defect generation. The local temperature in the
CF region can be evaluated by the analytical Joule heating
formula given by [29]
T = T0 + αV 2 (3)
where T0 is the room temperature (300 K in our experiments)
and α is a coefficient proportional to the ratio between effec-
tive thermal and electrical resistance in the CF region [16].
Local Joule heating during the set and reset processes accel-
erates the Arrhenius-driven defect generation. In particular,
as |Vstop| increases, T increases during reset, thus accounting
for the role of Vstop in controlling the degradation rate.
It should be noted that Vstop also causes a deeper HRS at the
end of the reset operation, thus causing a relatively large Vset
in the following set process [16]. The larger Vset causes a
larger T during the set process, which also might induce
more degradation based on (1)–(3). This highlights the role
of Vstop in inducing higher local T both directly during the
reset process, and indirectly during the set process.
Fig. 13(b) shows the calculated g(ED) at increasing
NC for Vstop = −1.65 V, obtained by the model in (1)–(3).
In the calculation, we integrated (2) to evaluate g(ED) during
all the set/reset cycles at variable V . Simulation results in
Fig. 13(b) show that the defects at small ED are first generated
at small NC , followed by the defects at high ED for large NC .
By integrating the defect distribution g(ED), one gets the total
defect density G, given by
G =
∫
g(ED)d ED (4)
where g(ED) is integrated over the whole ED-axis. The
function G yields a figure of merit for the overall degradation
in the CF region, and was assumed to be correlated with the
value of E A0 dictating the energy barrier for defect migration
during the set and reset processes. Fig. 13(c) shows the
Fig. 13. Schematic illustration of (a) distributed-energy model for degra-
dation, (b) calculated defect distribution g(ED) at increasing NC for
Vstop = −1.65 V, (c) calculated E A0 as a function of total defect density, and
(d) calculated migration barrier E A0 as a function of NC at increasing Vstop.
The calculated E A0 can then be used in the analytical model of RRAM
to compute the I–V characteristics for any degradation condition, namely,
NC and Vstop [23].
assumed piecewise-linear E A0 −G correlation, which is based
on the idea that a large value of G reflects a large degradation
and large defect density in the CF area, thus corresponding to
a relatively high ion mobility with low E A0.
Fig. 13(d) shows the calculated E A0 as a function of NC at
increasing |Vstop|, obtained by (1)–(4). As |Vstop| increases,
EA0 decreases with increasingly steep slope, evidencing a
faster degradation rate. By using the resulting E A0 obtained
from the model in (1)–(4), one can calculate the I–V curve
for the RRAM device at any degradation condition, namely, an
arbitrary NC and Vstop. For any value of E A0, corresponding
to a specific degradation state from Fig. 13, we performed
simulations by using our analytical model for the set/reset
processes [23]. By using this methodology, we calculated
the switching parameters as a function of NC . Fig. 12
shows the calculated |Vreset| [Fig. 12(a)], |Vreset| [Fig. 12(b)],
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Fig. 14. Correlation of measured and calculated Vset and |Vreset| as a function
of Vcorner at variable Vstop.
Fig. 15. (a) Measured Vreset and (b) LRS resistance as a function of Vstop
for NC = 1 (initial) and just before endurance failure (final), supporting Vreset
and LRS resistance as reliable monitor for the prediction of failure.
and LRS resistance [Fig. 12(c)] as a function of NC at increas-
ing |Vstop|. Fig. 12(d) shows the corresponding degradation
rates for all the parameters. Fig. 14 shows the correlation
plot of measured and calculated Vset and |Vreset| as a func-
tion of Vcorner, where data and calculations were extracted
from Fig. 12; results indicate a strong correlation among the
switching parameters, irrespective of NC and Vstop during
degradation. Such a strong correlation supports our description
of the degradation state in terms of a single parameter, namely,
E A0 or equivalently G, in Fig. 13(d). In other words, the
degraded state of the device can be described uniquely by
the value of E A0, irrespective of specific NC and Vstop.
These results support the accuracy of our model in predicting
degradation of the I–V curves in RRAM after cycling.
VII. DEGRADATION AND FAILURE MONITORS
Our results reveal that the RRAM switching parameters
can be used as monitors of degradation, thus allowing to
predict and anticipate device failure. To confirm this pic-
ture, Fig. 15 shows the initial (NC = 1) and final values
of |Vreset| [Fig. 15(a)] and R [Fig. 15(b)] as a function of
|Vstop|. For instance, |Vreset| in Fig. 15(a) is around 1.25 V
initially (NC = 1), while its final value approaches 1.1 V
at the end of device lifetime, i.e., just before endurance
failure. Note that the endurance lifetime NC,fail changes by
several decades by varying Vstop [16]. Despite this dramatic
dependence of lifetime on Vstop, the critical values of Vreset
and R do not show any significant variation, suggesting that
the degradation state is approximately the same just before
failure. Endurance failure can thus be considered as one of
the degradation state along with other states in Fig. 12. By
considering the I–V curve at any particular state of the device,
one can thus anticipate how far the device is from the end
of lifetime, without keeping track of the number of cycles
and the value of Vstop. The latter, in particular, might change
randomly from cycle-to-cycle if program-verify techniques are
used, thus making indirect estimation of degradation quite
difficult. The direct evaluation of one or more device switching
parameters, e.g., Vreset, allows instead to anticipate device
failure to distribute cycling for wear leveling in the memory
array. For instance, Vreset and/or R could be monitored within
one array block, where cells undergo a similar workload, for
the purpose of monitoring average degradation and organize
wear out leveling within the memory system. Similar system-
level management algorithms are in fact becoming essen-
tial to maximize flash memory reliability, e.g., in solid-state
drives [30], [31].
As a practical example of estimating the current endurance,
we first note that |Vreset| decreases linearly with log(t) between
NC0 = 2 × 103 and failure in Fig. 12(a). Thus, given Vreset at
one specific point in life, we can evaluate the current cycle
count as
log(NC ) = log(NC0) + (Vreset − Vreset,i )
(Vreset, f − Vreset,i )
× [log(NC,fail) − log(NC0)] (5)
where Vreset,i is the initial value of Vreset, Vreset, f is the final
value of Vreset, and NC,fail is the expected endurance lifetime,
which depends on Vstop. Therefore, knowing the average
operating Vstop for one particular product/operation, one can
evaluate the average endurance lifetime NC,fail, thus allowing
to estimate the cycle count from (5). For instance, considering
Vreset,i = −1.25 V and Vreset, f = −1.1 V in Fig. 12(a), and
assuming Vstop = −1.75 V and Vreset = −1.17 V, we obtain
NC0 = 2 × 104 from (5), in good agreement with the linear
fitting of Vreset in Fig. 12(a). This supports the ability to
estimate degradation in RRAM devices based on the value
of the switching parameters.
VIII. CONCLUSION
This paper addresses the cycling-induced degradation
of RRAM devices and a new model to predict degradation
effects as a function of the cycling conditions. We evidence
that cycling degradation causes the decrease of Vset, Vreset,
Vcorner, and LRS resistance, as a result of an enhanced ion
migration with reduced energy barrier E A0. We show that the
degradation rate increases with Vstop, which is consistent with
previous results showing that endurance lifetime is controlled
by Vstop. A distributed-energy Arrhenius model was introduced
to model the Vstop-driven degradation kinetics. This paper
indicates that device degradation and endurance failure can
be predicted by monitoring the switching parameters during
cycling.
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